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Abstract: This study concentrate on the considerable improvement in speed , propagation delay and power
consumption by using 14T CMOS. Full adders are important components in applications such as digital signal
processors (DSP) architectures and microprocessors. In addition to its main task, which is adding two numbers,
it participates in many other useful operations such as subtraction, multiplication, division,, address
calculation,..etc. In most of these systems the adder lies in the critical path that determines the overall speed
of the system. So enhancing the performance of the 1-bit full adder cell (the building block of the adder) is a
significant goal. Demands for the low power VLSI have been pushing the development of aggressive design
methodologies to reduce the power consumption drastically. To meet the growing demand, we propose a new
low power adder cell by sacrificing the MOS Transistor count that reduces the serious threshold loss problem,
considerably increases the speed and decreases the power when compared to the static energy recovery full
(SERF) adder. So a new improved 14T CMOS l-bit full adder cell is presented in this paper. Results show 50%
improvement in threshold loss problem, 45% improvement in speed and considerable power consumption over
the SERF adder and other different types of adders with comparable performance.
Keywords: Arithmetic circuit, full adder, multiplier, low power, very Large-scale integration (VLSI).
INTRODUCTION
The adder is one of the most critical components of
a processor, as it is used in the arithmetic logic unit
(ALU), in the floating-point unit, and for address
generation in case of cache or memory access Shalem and
John (1999). Increasing demand for mobile electronic
devices such as cellular phones, PDA’s, and laptop
computers requires the use of power efficient VLSI
circuits. There are two basic approaches to reduce power
consumption of circuits in scaled technologies: reducing
the dynamic power consumption during the active mode
operation of the device and the reduction of leakage
current during the stand-by mode Zimmermann and
Fichtner (1997). The power consumption of a CMOS
digital circuit can be represented as
P = f C Vdd 2 + f Ishort Vdd + Ileak Vdd (1)
where f is the clock frequency, C is the average switched
Capacitance per clock cycle, Vdd is the supply voltage,
Ishort is the short circuit current, and Ileak is the off
current Zimmermann and Fichtner (1997). In a well-
optimized low power VLSI circuit, the 1st term of
Equation (1) is by far the dominant.
The stand-by power consumption is accounted for by
the 3rd term. Using a lower Vdd is an effective way to
reduce the dynamic power consumption since the 1st term
is proportional to the square of Vdd. It should also be
noted that The short circuit and leakage power dissipation
are also strongly dependent on Vdd.
The lower the supply voltage is, the smaller the
power consumption. However, using a lower Vdd
degrades performance. The conventional adder uses 28
Transistors implemented in CMOS technique shown in
Fig. 1.
A new full adder called Static Energy-Recovery Full
adder (SERF) uses only 10 Transistors shown in Fig. 2,
which has the least number of transistors and is reported
to be the best in power consumption, according to Shalem
and John (1999).
Many low-power adders using various pass
transistors, such as the SERF Shalem and John (1999).
Compared to The complementary static CMOS adders,
such low-power adders have the problem of threshold
loss, i.e., the logic value 1 is not the value of Vdd and the
logic value 0 may not be the value of 0. This kind of
threshold-loss logic gates may not be used as widely as
the complementary static CMOS gates. However, they are
certainly useful in building up larger circuits such as
multiple- bit input adders and multipliers. In this paper,
we propose a new approach to designing many 14-
transistor full adders. Our aim is to reduce the threshold-
loss problem which exists in previous designs Shalem and
John (1999); however, our new adder cells are useful forRes. J. Appl. Sci. Eng. Technol., 5(5): 1491-1495, 2013
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Fig. 1: 28-Transistor CMOS adder
Fig. 2: Static energy recovery full (SERF) adder
designing larger circuits such as multipliers despite
increase in transistor count by four per cell.
The objective of this paper is to achieve considerable
improvement in speed, propagation delay and power
consumption by using 14T CMOS
Previous work: The full adder operation can be stated as
follows: Given the three 1-bit inputs A, B, and Cin, it is
desired to calculate the two 1-bit outputs Sum and Carry,
where
Sum = (A xor B) xor Cin
Carry = A and B + Cin (A xor B)
Several designs of low power adder cells can be
found in the literature Shalem and John (1999). The
transmission function full adder Nan and Haomin (1992),
Fig. 3: The transmission function adder (TFA)
which uses 16 transistors, for the realization of the circuit,
is shown in Fig. 3. For this circuit there are two possible
short circuits paths to ground. This design uses pull-up
and pull- down logic as well as complementary pass
Logic to drive the load. The dual value logic (DVL) full
adder Oklobdzija et al. (1995) illustrated in Fig. 4 uses 23
transistors for the realization of the adder function. The
DVL was developed to improve the characteristics of
double pass transistor logic, which was designed to have
the logic level high signal passed to the load through a P-
transistor and the logic level low Drained from the load
through an N-transistor. The Fourteen transistors full-
adder Ahmed and Magdy (1998) as the name implies,
uses 14 Transistors to realize the adder function (Fig. 5).
The 14T full adder cell, like the transmission function full
adder cell, implements the complementary pass logic to
drive the load. The SERF design requires only 10
transistors to realize the adder function. Even though it
has threshold loss problem, it is suited for low power
design so far.Res. J. Appl. Sci. Eng. Technol., 5(5): 1491-1495, 2013
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Fig. 4: The dual value logic (DVL) adder
Fig. 5:  The fourteen Transistor (14T) adder
Fig. 6: New improved 14T Adder
New adder design: Our new improved 14T adder cell
requires only 14 transistors to realize the adder function
shown in Fig. 6. It produces the better result in threshold
loss, speed and power by sacrificing four extra transistors
per adder cell. Even though the transistor count increases
by four per adder cell, it reduces the threshold loss
problem, which exists in the SERF by inserting the
inverter between XOR Gate outputs to form XNOR gate.
Our newly proposed adders implement the Sum using
XNOR-XNOR and Carry using PMOS - NMOS. We can
also Build to produce Carry using NMOS-NMOS and
PMOS- PMOS. But the delay and power dissipation of
PMOS-NMOS is better than other two kinds of producing
Carry. The proposed XNOR gate is designed by putting
inverter at the output of the XOR gate in order to improve
the threshold loss problem, which exists in the SERF
adder. Out of the three methods, PMOS-NMOS based
Carry gives the better result in power, speed and threshold
loss problem
EXPERIMENT DESCRIPTION AND RESULTS
Full adders along with the SERF adder and the
conventional CMOS adder at the schematic level. The
transistors have a channel length of 1.5 u and a channel
width of 1.9 u using 1.2 Volt logic. Each circuit is
simulated with the same testing conditions and the various
results are shown in Fig. 7 and 8, Table 1 and Table 2.
The net lists of those adders are extracted and simulated
using PSPICE on a Pentium IV machine.
Figure 7 and 8 show the value of Sum and Carry for
SERF and new improved 14 T Adder. The SERF does not
provide logic 0 (approx 0.6 Volts) and logic 1(approx 0.9Res. J. Appl. Sci. Eng. Technol., 5(5): 1491-1495, 2013
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Table 1:Adder latency (: seconds)
Sum delay Carry delay [ Total
Adder [Sum C arry del
Serf 0.421 0.402 0.823
New 0.302 0.101 0.403
Table 2: Power dissipation (mw)
VDD Serf New  adder
1.2V 303.31 0.010
1.1V 183.23 0.008
1.0V 91.612 0.006
0.9 30.531 0.005
Volts) for sum and Carry for all possible input
combinations. But the new improved 14Tadder provides
logic 0 (approx 0.3 Volts) and logic 1(1.2 volts) for sum
and Carry for all possible input combinations. Thus the
new improved 14T adder improves the threshold loss by
50% as compared to the SERF adder
Propagation delay is the time between the fastest
input signal and the output signal. We use the first rising
edge of all signals at the beginning of the second pattern
cycle. The results are shown in Table 1.
Tables 1 shows the accurate value of sum and carry
delays from low to high and vice versa. From the Table 1,
we  can  conclude  that  the  new improved 14T adder has
Fig. 9:  Transistor comparison
less latency than the SERF adder. Hence its speed is 45%
more than the SERF adder at 1.2 Vdd.
Also the power dissipation of the SERF and new
improved14T adder at different Vdd. are tabulated in
Table 2.
From the Table 2, we can conclude that the SERF
recovers 303mW at 1.2 Vdd and the new improved 14T
adder dissipates only 10:W. Hence we can build larger
circuits with the help of our new adder cell which
provides only small amount of power dissipation in the
order of micro watts.
Figure 9 shows the SERF adder has less number of
transistors per adder cell. Even though SERF occupies
less area compared to new improved 14 Tadder cell, the
new improved 14T adder performance is very good in
speed and power factors.
After the simulations, the new improved 14T full
adders shown in Fig. 6 stand out as being the best along
with the SERF adder and the other CMOS adders.
In power consumption at 1.2 Vdd, new improved 14T
adder consistently has better power consumption as
shown in Table 1.Our new improved 14T Adder cell
reduces the threshold loss problem by 50% as compared
to the SERF adder. Also its Speed is improved by 45% as
compared to the SERF. Since our new adder cell
dissipates small amount of power, we can call it as low
power adder.
As mentioned earlier, the performance of many larger
circuits are strongly dependent on the performance of the
full adder circuits that have been used. The new improved
14- transistor adder circuits presented in this study are
good candidates to build these large systems, such as high
performance multipliers with low power consumption.
The small increase in Transistor count of these adders can
significantly reduce the Latency of the systems built upon
them.
CONCLUSION
As mentioned earlier, the performance of many larger
circuits are strongly dependent on the performance of theRes. J. Appl. Sci. Eng. Technol., 5(5): 1491-1495, 2013
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full adder circuits that have been used. The new improved
14T adder circuits presented in this study are good
candidates to build these large systems, such as high
performance multipliers with low power consumption. In
this paper, we have presented a new improved 14T adder
cell to construct full adders using only 14 transistors.
Based on our extensive simulations, we conclude that our
new adders consume considerably less power in the order
of micro watts and have 45% higher speed and reduces
50% threshold loss problem compared to the previous
different types of Transistor adders. With the help of this
adder cell, we can design an efficient and high
performance multiplier unit. In future, this kind of low
power and high speed adder cell will be used in designing
the digital FIR filter and its applications in various fields.
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